## Chapter

## 68000 Instruction Sets

## Expected Outcomes

E Analyze and interpret the simple instruction set and addressing mode
-Use various form of instruction sets in a program - Infer the outcome of flags in the status register

## CLR Instruction

-Operation : Clear data in a location
-Format instruction set
EAssembly language

## CLR.s destination

- Machine Code

| 0 | 1 | 0 | 0 |  | 0 | 0 | 1 | 0 | S |  | S | m | m | m | $r$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## CLR Instruction

-Example:

Assembly Code CLR.B D0

Machine Code \$4200
D0 AB CD $1234 \quad \square \mathrm{D} 0 \square \mathrm{AB}$ CD 1200
-Example: Assembly Code CLR.W

D4
Machine Code
\$4244

D4 $\square$
FE ED 1407


D4
FE ED 0000

## CLR Instruction

EExample:

Assembly Code CLR.L D7

D7 BA DA DA 99


D7 $\quad 00 \quad 00 \quad 00 \quad 00$
\$4287
-Example (using Absolute Short mode) Assembly Code CLR.B \$2000

| $\$ 002000$ | D7 | F5 |
| :---: | :---: | :---: |
| $\$ 002002$ | 44 | 89 |



## CLR Instruction

E Example (Using Absolute Long mode)

Assembly Code
CLR.W \$60000

## Machine Code

$\$ 427900060000$

| $\$ 060000$ | $E D$ | 56 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\$ 060002$ | FD | EA |$|\longrightarrow \$ \$ 060000|$| 00 | 00 |  |
| :--- | :--- | :--- |
| $\$ 060002$ | FD | EA |

## CLR Instruction

■ Example (Illegal operation)
CLR.W \$2001

Reason: Word operation must begin at even address

E Example (Illegal operation)
CLR.L A1

Reason: Special instruction is required to access address register
-Address memory has 16 bits with sign extended mode is applied; that is the sign of $15^{\text {th }}$ bit is extended to $16-23$ bits during accessing the memory
-Thus, the range of memory address can be accessed using absolute short mode is between $\$ 000000$ to $\$ 007 F F F$ and \$FF8000 to \$FFFFFF

- If a user try to access the location of $\$ 9000$, he must use the absolute long mode operation as this mode allows the user to access any locations

| \$000000 |  | \$000001 |
| :---: | :---: | :---: |
|  |  |  |
| \$007FFE |  | \$007FFF |
|  | Cannot be accessed by absolute short mode |  |
| \$FF8000 |  | \$FF8001 |
| \$FFFFFE |  | \$FFFFFFF |

## MOVE Instruction

—Operation : To copy or transfer data from source to destination

- Format Instruction set
-Assembly language

```
MOVE.s source,destination
```

-Machine Code


## MOVE Instruction

-Example:
Assembly Code
MOVE.B D0,D5


D5 DF AC 34 6D

Machine Code
\$1A00

D0 CE DE 9823
D5 DF AC 3423

## MOVE Instruction

-Example:
Assembly Code
MOVE.W D1,D4


D4 $\quad$ DF AC 34 6D

Machine Code
\$3801
D1 FE DC BA 98
D4 DF AC BA 98

Example:
Assembly Code
MOVE.L D2,D6
D2 CA DB EF 34
D6 9867 5D 4F


D2 CA DB EF 34
D6 CA DB EF 34

## MOVE Instruction

-Example:
Assembly Code
MOVE.B D1, $\$ 1234$


Machine Code
\$11C1 1234


## MOVE Instruction

EExample:
Assembly Code
MOVE.W \$3456,D5

| D5720126 CE |
| :--- |
| $\$ 003456$ |

## Machine Code

## \$3A38 3456



## MOVE Instruction

-Example:
Assembly Code
MOVE.L \$2468, \$ABCDE

## Machine Code

\$23F8 2468 \$000A BCDE


## MOVE Instruction

-Example:
Assembly Code
MOVE.L \$10000,\$20000

Machine Code
\$23F9 0001 000000020000


| $\$ 020000$ | FF | FF |
| :--- | :--- | :--- |
| $\$ 020002$ | DD | B9 |


| $\$ 010000$ | 12 | 23 |
| :---: | :---: | :---: |
| $\$ 010002$ | 36 | CC |


| $\$ 020000$ | 12 | 23 |
| :--- | :--- | :--- |
| $\$ 020002$ | 36 | $C C$ |

## Immediate Mode

-Example:
Assembly Code
MOVE.L \#\$2468,D5

Machine Code
\$2A3C 00002468

D5 $\quad 00 \quad 00 \quad 2468$

## Immedlate Mode

Example:
Assembly Code
MOVE.B \#-5,\$20001

| $\$ 0 A 3456$ | 98 | 78 |
| :--- | :---: | :---: |
| $\$ 0 A 3458$ | 88 | $D F$ |
|  |  |  |

Machine Code \$13FC FFFB 000A 3457

| $\$ 0 A 3456$ | 98 | $F B$ |
| :--- | :---: | :---: |
| $\$ 0 A 3458$ | 88 | $D F$ |
|  |  |  |

## Immediate Mode

E Example (Illegal operation)
mMOVE. B \# \$2468, D2 $\rightarrow$ Size of source is word
—MOVE.W D2, \#1234 $\rightarrow$ Immediate mode can't be a destination

חMOVE.L \#1234, \$ABCDEF $\rightarrow$ Longword must begin at even address

■CLR.B \#\$ABCD $\rightarrow$ Immediate mode can't be a destination

## MOVEQ Instruction

EOperation: Fill constant in data register
ESyntax:

## MOVEQ \#<data>,Dn

EAdvantage: One word instruction and fast execution time (4cc)
-Requirement

- Destination must be data register (Dn)
-The value is 8 -bit signed integer
No size require with sign extended format as all the content of selected data register are changed



## MOVEQ Instruction

■Example: MOVEQ \#\$67, D4


EExample: MOVEQ -\#11, D5


## EXG Instruction

—Operation: Exchange the content of two registers (address or data register)
ESyntax

## EXG Rx,Ry

- Requirement
-Longword operation (size operation is not needed)
-Address register and data register only



## EXG Instruction

■ Example: EXG A1, A5


■ Example: EXG D0, D3


חExample: EXG D5, A4


## SWAP Instruction

I Operation: Exchange the upper word and lower word of data register
■Syntax SWAP Dn

- Requirement
-Data register only
- No size required



## SWAP Instruction

■Example: SWAP D4


■Example: SWAP D7


D7 | $53 \quad 24 \quad 98 \quad 67$ |
| :--- | :--- | :--- | :--- |

## Execution Time

-68000 execution times are normally represented by clock cycle (cc)
It is assumed that both memory read and write cycle times are four clock period
-The execution times depends on following factor
-Type of operation
ESize of operation
EAddressing mode for both operands

- In order to obtain the execution time in unit second, the value of crystal must be determined
-For example, if CPU is operated under a 4 MHz crystal, the CLR.B DO instruction is executed in 1 microsecond


## More Examples..

-The content of registers

| Register | D0 | D1 | D2 | D3 | D4 | D5 | D6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12345678 | 246811AB | ABCD1111 | 11111010 | AABBDD11 | 73425231 | 99110111 |


| ORG | $\$ 1000$ |
| :--- | :--- |
| CLR.B | D2 |
| MOVE.L | D1, D0 |
| SWAP | D3 |
| EXG | D5,D4 |
| MOVEQ | $\#-2, D 6$ |

-The content of registers after the execution of the program

| Register | D0 | D1 | D2 | D3 | D4 | D5 | D6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 246811AB | 246811AB | ABCD1100 | 10101111 | 73425231 | AABBDD11 | FFFFFFFE |

## More Examples..

-The content of registers before execution

| Register | PC | D1 | D2 | D3 | D4 | D5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12345678 | 33334567 | ABCDFEED | 6464DEDA | 4354ADCE | 12345678 |


| ORG | $\$ 2000$ |
| :--- | :--- |
| CLR.L | D1 |
| MOVE.L | $\# 20$, D2 |
| MOVEQ | $\# 0$, D3 |
| MOVE.L | D5,\$10000 |
| MOVE.B | $\# \$ 20, D 4$ |

-The content of registers after the execution of the program

| Register | PC | D1 | D2 | D3 | D4 | D5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00002014 | 00000000 | 00000014 | 00000000 | $4354 A D 20$ | 12345678 |

## More Examples..

Obtain the machine code for each instruction

| Instruction | Machine Code(\$) |
| :--- | :--- |
| CLR.L D1 | 4281 |
| CLR.B D0 | 4200 |
| CLR.W D5 | 4245 |
| MOVE.W D6, \$6000 | 31 C6 6000 |
| MOVE.L \#-15,D4 | 283 C FFFF FFF1 |
| MOVE.L D2,D3 | 2602 |
| MOVEQ \#1,D7 | $7 E 01$ |
| EXG A0, D3 | C788 |
| SWAP D7 | 4847 |

## More Examples..

Calculate execution time and byte requirement for each instruction if CPU is operating at 1 MHz

| Instruction | Time ( $\mu \mathrm{s})$ | \# of bytes |
| :--- | :---: | :---: |
| CLR.L $\$ 10000$ | 28 | 6 |
| CLR.W $\$ 2000$ | 16 | 4 |
| MOVE.W \#100, \$20000 | 20 | 8 |
| SWAP D4 | 4 | 2 |
| MOVE.W \$100, \$200 | 20 | 6 |
| MOVE.W \#1, (A0)+ | 12 | 4 |
| MOVEQ \#1,D7 | 4 | 2 |
| EXG A0, D3 | 6 | 2 |

## Seli-Test

Calculate execution time and byte requirement for each instruction if CPU is operating at 10 MHz

| Instruction |  | Time ( $\mu \mathrm{s})$ |
| :--- | :--- | :--- |
| \#LR.L D bytes |  |  |
| MOVE.L \#1564, \$2000 |  |  |
| ADD.B \#45, D4 |  |  |
| MOVE.B (A0), \$1000 |  |  |
| SUBQ.W \#2,D7 |  |  |
| MULU D2,D3 |  |  |
| CLR.L 10 (A0,D0) |  |  |
| EXG D3,D4 |  |  |

## Seli-Test

-Assemble the following instruction

| Instruction | Machine Code(\$) |
| :--- | :--- |
| MOVEQ \#-20,D4 |  |
| CLR.L 1234 |  |
| SWAP D1 |  |
| MOVE. B \$100, \$200 |  |
| MOVE. L \#-150, (A0) |  |
| EXG D3, D7 |  |
| MOVE.W D6, \$5000 |  |
| ADD.B D0, D1 |  |
| CLR.B D1 |  |

-The content of registers before execution

| Register | PC | D1 | D2 | D3 | D4 | D5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2345612 | 12345678 | FEEDABCD | 10101964 | 10002000 | 97864733 |
| ORG |  | \$6000 |  |  |  |  |
| CLR.W |  | D5 |  |  |  |  |
| MOVE.W |  | \#200, D4 |  |  |  |  |
| MOVEQ |  | \#100, D2 |  |  |  |  |
| SWAP |  | D2, D3 |  |  |  |  |
| MOVE.L |  | \#-@ 200 , D1 |  |  |  |  |

EObtain the content of registers and program memory map after the above program is assembled and executed

## Selif-Test

What is the content of D2 and D3 if the following program is executed?

```
MOVE.L #$12345678,D2
MOVE.L #$1ABCD980,D3
SWAP D3
EXG D2,D3
```


## ADD Instruction

EOperation : To Add value to a destination and store the result in the destination
ERequirement
-Destination + Source $\rightarrow$ Destination

- One of the operands must be data register
-All CCR are changed based on result
-Format instruction set
ADD.s source,destination


## ADD Instruction

EExample: ADD.B D1,D4


■Example: ADD.W \#\$12D4,D7

$$
\begin{array}{|l|l|l|l|}
\hline \mathrm{D} 56 & 45 & \mathrm{AA} & \mathrm{DF} \\
\hline
\end{array}
$$

■Example: ADD.L \$1200,D7


| \$1200 | 37 | 67 |
| :---: | :---: | :---: |
| \$1202 | 98 | 07 |


$D 7$| 11 | 22 | 33 | 44 |
| :--- | :--- | :--- | :--- |

## ADD Instruction

—ADD.W $\$ 2000, \$ 3000 \rightarrow$ One of the operand must be Dn Replaced by

MOVE.W \$2000,D0
ADD.W D0,\$3000
—ADD.W D5, \#\$3000 $\rightarrow$ Immediate mode cannot be destination
—ADD.B \#140,D4 $\rightarrow$ Size exceed the limit

## ADD - Version

-There are various version of ADD instructions

■ADDI.s \#data,destination
-The source is immediate mode; that is data
■ADDQ.s \#data,destination
-The source is immediate mode with value of 1-8
mADDA.s Effective Address,An
-Destination is address register with size either word or longword
-The content of CCR is unchanged
-All content of address register are changed

## CCR Register

-CCR produces the result of arithmetic operation
EEach bit is called flag and it is important in Bcc instruction
EBit 0, Carry (C)
Set if the operation produce carry or borrow
EBit1, Overflow (V)
Useful in sign magnitude operation
Set if the add/subtract produces result not within the range
EBit 2, Zero (Z)
Set if the result of operation produces zero
-Bit 3, Negative
Set if the result of operation produces negative value
EBit 4, Extend (X)
Function only multiple word operation

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{T}$ |  | $\mathbf{S}$ |  |  | $\mathbf{I 2}$ | $\mathbf{I X}$ | $\mathbf{1 0}$ |  |  |  | $\mathbf{X}$ | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |

## ADD \& CCR

■Example: ADD.W D0, D1


| 00003040 | 00000002 | 00003042 | 0000 |
| :---: | :---: | :---: | :---: |
| 00000000 | 00000000 | 00000000 | 0010 |
| 00003040 | 0000 CFCO | 00000000 | 101 |
| 00008000 | 00008000 | 00000000 | $\begin{array}{lllll}1 & 0 & 1 & 1\end{array}$ |
| 0000 FFO0 | 00000002 | 0000 FF02 | 010000 |
| 00007000 | 00007000 | 0000 E000 | 0101 |

## sub Instruction

—Operation : To subtract value from a destination and store the result in the destination
-Requirement
-Destination - Source $\rightarrow$ Destination

- One of the operands must be data register
-All CCR are changed based on result
-Format instruction set

```
SUB.s source,destination
```


## sub Instruction

■Example: SUB.W D7, D4

D7 \begin{tabular}{|l|l|l|l|}
\hline 11 \& 22 \& 33 \& 44 <br>
\hline

$\quad$

\hline 11 \& 22 \& 33 \& 44 <br>
\hline

$\quad$

\hline$A B$ \& $C D$ \& $E F$ \& 45 <br>
\hline
\end{tabular}

mexample: SUB.L \#\$11224224, D6

D6 | 99 | 88 | 65 | 45 |
| :--- | :--- | :--- | :--- |

■Example: SUB.W \#\$2222, \$3222 $\rightarrow$ Error !! Replaced by
MOVE.W \$3222,D0
SUB.W \#\$2222, D0

## sub - Version

-There are various version of SUB instructions
ESUBI.s \#data,destination
-The source is immediate mode; that is data
ESUBQ.s \#data,destination
-The source is immediate mode with value of 1-8
ESUBA.s Effective Address,An

- Destination is address register with size either word or longword
-The content of CCR is unchanged
EAll content of address registers are changed


## sub \& CCR

EExample: SUB.W D2, D3

| D0 before SUB | D1 before SUB | D1 after suB | X N V V |
| :---: | :---: | :---: | :---: |
| 00003040 | 00000002 | 0000 303E | 000000 |
| 00000040 | 00000040 | 00000000 | 000100 |
| 0000 FFFF | 0000 55AA | 0000 AA55 | 010000 |
| 00000000 | 00000300 | 0000 FDOO | $\begin{array}{lllll}1 & 1 & 0 & 0 & 1\end{array}$ |
| 00009000 | 00007000 | 00002000 | 000010 |
| 00007000 | 00009000 | 0000 E000 | $\begin{array}{lllll}1 & 1 & 0 & 1 & 1\end{array}$ |

## Integer Multiplication

-There are two type of integer multiplications

Multiply for signed number

MULS source,Dn
-Multiply for unsigned number

MULU source,Dn

## Integer Multiplication

ERequirement
[ Source must be 16 bits
-Destination must be 16 bits Data Register
-Product of multiplication is stored in destination with the size of 32 bits

| 16 -bit source |
| :---: |$\times$| 16-bit |
| :---: |
| destination (Dn) |$\longmapsto$| 32-bit |
| :---: |
| destination (Dn) |

## Integer Multiplication

■Example: MULU \#3, D2


■Example: MULU \#\$FFFF, D3


■Example: MULS \#\$FFFF, D1

D 1 | FE | 01 | FF | FF |
| :--- | :--- | :--- | :--- |

## Integer Division

-There are two type of integer divisions
-Divide for signed number

```
DIVS source,Dn
```

-Divide for unsigned number

DIVU source,Dn

## Integer Division

- Requirement
- Source is denominator and must be 16 bits

Destination is numerator and must be 32 bits Data Register -Result of division is stored in Data Register with quotient in lower word and remainder in upper word


## Integer Division

■Example: DIVU D1, D2


Example:
MOVE.L \#\$40000,D6
DIVU \#2,D6 $\rightarrow$ Error? Why?
-Example:
MOVE.L \#4569,D1
CLR.L D4
DIVU D4, D1 $\rightarrow$ Error? Why?

## NEG Instruction

—Operation: Produce the negative number of the content of data register (Dn) or obtain the 2's complement of the content Dn

EExample: NEG.B D2


EExample: NEG.L D3

D3 | 67 | 88 | 23 | 45 |
| :--- | :--- | :--- | :--- |

## EXT Instruction

IOperation: To extend the sign of the content
-There are two type

```
EXT.W Dn
```

To extend sign from byte to word Sign bit (bit 7) is duplicated to all upper byte

```
EXT.L Dn
```

ETo extend sign from word to longword Sign bit (bit 15) is duplicated to all upper word

## EXT Instruction

■Example: EXT.W D1


■Example: EXT.L D4

D 4 | 33 | 52 | 23 | 56 |
| :--- | :--- | :--- | :--- |

## More Examples..

-The size of two values to be added must be the same
Example : Add a byte in D0 with a word in D1(signed number)

```
EXT.W DO
ADD.W D0,D1
```

EExample : Add a byte in D4 with a longword in D5 (signed number)

```
EXT.W D4
EXT.L D4
ADD.L D4,D5
```


## More Examples...

Example : Add a byte in D0 with a word in D1 (unsigned number)

```
CLR.W D2
MOVE.B D0,D2
ADD.W D2,D1
```

Example : Add a word in D2 with a longword in D3 (unsigned number)

```
CLR.L D4
MOVE.W D2,D4
ADD.L D4,D3
```


## More Examples...

Example : Add a byte in D4 with a longword in D5 (unsigned)

```
CLR.L D6
MOVE.B D4,D6
ADD.L D6,D5
```

EExample : Divide a 16-bit number stored in location $\$ 1000$ by another located at location $\$ 1002$. Store the result in location $\$ 1004$

```
MOVE.L #0,DO
MOVE.W $1000,D0
DIVU $1002,D0
MOVE.W D0,$1004
```


## More Examples..

- Example : Square a byte-sized number stored in memory location $\$ 3000$. Store the result in location \$3002

```
MOVE.L#0,D1
MOVE.B$3000,D1
MULU D1,D1
MOVE.L D1,$3002
```


## More Examples...

Example : Find the average of 5 16-bit numbers stored in location \$2000-\$2008. Store the average value in location $\$ 2010$

```
MOVEQ #O,DO
ADD.W $2000,D0
ADD.W $2002,D0
ADD.W $2004,D0
ADD.W $2006,D0
ADD.W $2008,D0
DIVU #5,D0
MOVE.W D0,$2010
```


## Selif-Test

## Exercise

If $\mathrm{D} 0=\$ 12345678$ and $\mathrm{D} 1=\$ 87654321$, evaluate the following instruction and obtain the new value of D0 and D1

| Instruction |  |  |
| :--- | :--- | :--- |
| ADD.L D0,D1 |  |  |
| SUBI.W \#\$3245,D0 |  |  |
| MULU D0,D1 |  |  |
| DIVS \#\$32,D1 |  |  |
| EXT.L D0 |  |  |
| EXT.W D1 |  |  |
| NEG.L D0 |  |  |

## Exercise

If $D 4=\$ 02468 \mathrm{ABCD}, \mathrm{D}=\$ \mathrm{SABCDFEED}$ and $\mathrm{SR}=\$ 0010$, evaluate the following instruction and obtain the new value of D4,D5 and SR

| Instruction | D4 | SR |  |
| :--- | :--- | :--- | :--- |
| ADD.B D4, D5 |  |  |  |
| SUB.W D5, D4 |  |  |  |
| MULS \#SFFFE,D5 |  |  |  |
| DIVU \#8,D4 |  |  |  |
| ADDI.W \#\$8765,D5 |  |  |  |
| EXT.W D5 |  |  |  |
| NEG.W D4 |  |  |  |

## Selif-Test

Exercise
State the syntax error for each instruction

| Instruction |  |
| :--- | :--- |
| ADDQ.B \#10, \$1000 |  |
| SUBI.L D1,D5 |  |
| MULS D2, \$2000 |  |
| EXT.B D7 |  |
| ADD.W \$100, \$200 |  |
| NEG.B \$200 |  |
| DIV \# \$12345,D6 |  |

## Seli-Test

## Exercise

If D3=\$4545FEDC, D4=\$FEBA3423 and D2=\$12348765, obtain the content of each register if the following program is executed

```
MOVE.W #-16,D2
SWAP D3
EXT.L D4
EXG D2,D3
MULS D2,D2
NEG.L D2
```

-There are 8 instructions that can be used to shift or rotate the operand
©ASL (Arithmetic Shift Left)
-ASR (Arithmetic Shift Right)
LLSL (Logical Shift Left)
-LSR (Logical Shift Right)
EROL (Rotate Left)
nROR (Rotate Right)
-ROLX (Rotate Left through X)
-RORX (Rotate Right through X)

## Shift \& Rotate Instruction

ESyntax for operation

## Operation.s Dx,Dy

-Register Dy is n times shifted determined by Dx (only lowest 6 bits)

Operation.s \#data,Dy
—Register Dn is shifted by n times $(1<n<7)$

## Operation.W <ea>

—Shifted one bit to the left
-The value to be shifted is assumed to be sign number
Instruction ASL shifts the operand to the left with each shift equivalent to multiply by two
Instruction ASR shifts the operand to the right with each shift equivalent to division by two

-The value to be shifted is assumed to be unsigned number
Instruction LSL shifts the operand to the left with each shift equivalent to multiply by two
EInstruction LSR shifts the operand to the right with each shift equivalent to division by two

$\square$ ROL instruction rotates the operand to the left with the MSB is fed to LSB and carry bit
mROR instruction rotates the operand to the right with the LSB is fed to MSB and carry bit


Example: Evaluate each instruction and obtain the content of each register or memory

| Instruction | Before | After |
| :---: | :---: | :---: |
| ASL.W \# 6, D0 | $\begin{aligned} & \mathrm{D} 0=\$ 12345678 \\ & \mathrm{CCR}=\% 00100 \end{aligned}$ | $\begin{aligned} & \mathrm{D} 0=\$ 12349 \mathrm{E} 00 \\ & \mathrm{CCR}=\% 11011 \end{aligned}$ |
| ASR.L D0,D1 | $\begin{aligned} & \mathrm{D} 0=\$ 10005 \mathrm{FCE} \\ & \mathrm{D} 1=\$ \mathrm{~A} 2345678 \\ & \mathrm{CCR}=\% 11011 \end{aligned}$ | $\begin{aligned} & \mathrm{D} 0=\$ 10005 \mathrm{FCE} \\ & \mathrm{D} 1=\mathrm{FFFE} 88 \mathrm{E} \\ & \mathrm{CCR}=\% 01000 \end{aligned}$ |
| LSR \$2000 | $\begin{aligned} & (\$ 2000)=\$ 1234 \\ & C C R=\circ 11010 \end{aligned}$ | $\begin{aligned} & (\$ 2000)=091 \mathrm{~A} \\ & C C R=\% 00000 \end{aligned}$ |
| ROR.W \# 8, D2 | $\begin{aligned} & \mathrm{D} 2=\$ 12345678 \\ & \mathrm{CCR}=\% 10001 \end{aligned}$ | $\begin{aligned} & \mathrm{D} 2=\$ 12347856 \\ & \mathrm{CCR}=\% 10000 \end{aligned}$ |

-Bit Manipulation tests a single bit in destination
EOnly byte and word operation are allowed

- Only zero flag and selective bit are changed
-There are four types

EBit Change
BCHG Dn,<ea>
BCHG \#data,<ea>
-Bit Clear
BCLR Dn,<ea>
BCLR \#data, <ea>

- Bit Set

BSET Dn,<ea>
BSET \#data,<ea>

- Bit Test (only zero flag change)

BCLR Dn,<ea>
BCLR \#data,<ea>

## More Example..

Example: Obtain the content of register or memory if the following instruction is executed

$$
\begin{aligned}
& A 0=\$ 00002000, D 0=\$ 1 \mathrm{~F} 04 \mathrm{~A} 215, \mathrm{D} 1=\$ 214 \mathrm{~A} 2271, \\
& (\$ 2000)=\$ 8 \mathrm{BA} 6
\end{aligned}
$$

| Instruction | After Execution |
| :---: | :---: |
| BTST.B \#2, \$2000 | $(\$ 2000)=\$ 8 \mathrm{BA} 6, \mathrm{Z}=1$ |
| BCLR D0,1(A0) | $(\$ 2001)=\$ 86, \mathrm{Z}=0$ |
| BSET D1,D0 | $\mathrm{D} 0=\$ 1 \mathrm{~F} 06 \mathrm{~A} 215, \mathrm{Z}=1$ |
| BCHG \#29,D1 | $\mathrm{D} 1=\$ 014 \mathrm{~A} 2271, \mathrm{Z}=0$ |

## Example 1

 If address $\$ 200000$ contains $\$$ FD and instruction BTST . B \# $4, \$ 200000$ is executed, the content of $\$ 200000$ remain the same but the zero flag is clear ( $\mathrm{Z}=0$ )-Example 2
D0 contains $\$$ ABCDEFFE. If instruction BCLR.L \# 29 , D0, D0 will be $\$ 8 B C D E F F E$ and the flag is clear ( $Z=0$ )

Example 3
D5 has \$FEDD1234 and instruction BCHG. L \#7, D5 is executed.
The D5 then has FEDD9234 with $Z$ is set
Example 4
If location $\$ 1234$ has \$CE and instruction BSET. B \#6,\$1234 is executed, the location $\$ 1234$ remains the same and the flag is clear (Z=0)

## Boolean Instruction

-The syntax for the operation

Operation.s \#data,<dea>
Operation.s <sea>,<dea>
-There are four logical instructions
—AND - To clear more than one bit in an operand EOR - To set more than one bit in an operand EEOR - To change more than one bit in an operand —NOT - To complement all bits in an operand


## MOR' Examplos.

Example: Evaluate each instruction and obtain the content of each register or memory

| Instruction | Before | After |
| :---: | :---: | :---: |
| AND.B (A0), D4 | $\begin{gathered} D 4=\$ 12345678 \\ (\mathrm{~A} 0)=\$ \mathrm{~F} 034 \end{gathered}$ | $\begin{gathered} \mathrm{D} 4=\$ 12345630 \\ (\mathrm{~A} 0)=\$ \mathrm{~F} 034 \end{gathered}$ |
| ORI \#\$FOFO, (A0) | $(A 0)=\$ 5216$ | $(\mathrm{A} 0)=\$ \mathrm{~F} 2 \mathrm{~F} 6$ |
| EOR.W D2, \$2000 | $\begin{aligned} & \mathrm{D} 2=0000 \mathrm{FFFF} \\ & (\$ 2000)=\$ 5678 \end{aligned}$ | $\begin{aligned} & \mathrm{D} 2=0000 \mathrm{FFFF} \\ & (\$ 2000)=\$ \mathrm{~A} 987 \end{aligned}$ |
| NOT.B D2 | $D 2=\$ 8124659$ | D2=\$81246566 |

EExample 1 : Clear all bit except bit 28-31 in D1
ANDI.L \#\$F0000000,D1
Example 2 : Set all even bits in D2
ORI.L \#\$55555555,D2

## More Examples.

EExample 3 : Change all bits in lower word of D3

```
EORI.L #$FFFF,D3
or
NOT.W D3
```

EExample 4 : Write an equivalent instruction for BSET.L \#30,D3

ORI.L \#\$40000000,D3

## Seli-Test

## Exercise

If D2=\$ABCD3412, D4=\$87654321 and SR=\$0000, evaluate the following instruction and obtain the new value of D2, D4 and SR

| Instruction |  |  | D4 |
| :--- | :--- | :--- | :--- |
| ASL.L \#4,D2 |  |  |  |
| LSR.B \#5,D4 |  |  |  |
| ROL.L \#8,D2 |  |  |  |
| ASR.L D2,D4 |  |  |  |
| AND.L D4, D2 |  |  |  |
| NOT.W D2 |  |  |  |
| EORI.B \#\$AA,D4 |  |  |  |

## Self-Test

- Exercise : Write a program to set parity bit of a byte that located in D0

Exercise: Evaluate the following instruction if D0=\$11224215, D1=\$ACDE3271, A0=\$00002000 $(\$ 2000)=8$ DA 6 CE2 4

| Instruction |  | D0 | Z-flag |
| :--- | :--- | :--- | :--- |
| BTST.B \#2,\$2000 |  |  |  |
| BCLR.B D0,1 (A0) |  |  |  |
| BSET.L D1,D0 |  |  |  |
| BCHG.L \#29,D1 |  |  |  |
| ORI.L D0,D1 |  |  |  |

