



# **BFF1303: ELECTRICAL / ELECTRONICS ENGINEERING**

# Analog Electronics: BJT Biasing Circuits

Ismail Mohd Khairuddin , Zulkifil Md Yusof Faculty of Manufacturing Engineering Universiti Malaysia Pahang

## **Bipolar Junction Transistor-DC Biasing**

#### **BFF1303 ELECTRICAL/ELECTRONICS ENGINEERING**



#### Faculty of Manufacturing

Universiti Malaysia Pahang Kampus Pekan, Pahang Darul Makmur Tel: +609-424 5800 Fax: +609-4245888

#### http://fkp.ump.edu.my/

2



#### Contents:

- Outcomes
- Operating Point
- Fixed-Bias Circuit
- Emitter Bias
- Voltage-Divider Bias
- DC Bias with Voltage Feedback
- Design Operations
- Transistor Switching Network
- PNP Transistor







### Outcomes



Understand the physical operation of bipolar transistor

Select the operating point of a bipolar transistor circuit

Compute performance of several important amplifier configurations. Select an amplifier configuration appropriate for a given application.






## Operating Point



Biasing: The DC voltages applied to a transistor in order to turn it on so that it can amplify the AC signal.

The DC input establishes an operating or quiescent point called the Q-point.



## Operating Point



## Active or Linear Region Operation

- Base–Emitter junction is forward biased
  Base–Collector junction is reverse biased
- Base–Collector junction is reverse biased

## Cutoff Region Operation

Base–Emitter junction is reverse biased

## Saturation Region Operation

- Base–Emitter junction is forward biased
- Base–Collector junction is forward biased








Fixed-Bias Circuit







BFF1303 Electrical/Electronic Engineering





## **Base-Emitter Loop**




From Kirchhoff's voltage law:

$$+V_{CC} - I_B R_B - V_{BE} = 0$$

Solving for base current:

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$









**Collector-Emitter Loop** 




Collector current:

$$I_{c} = \beta I_{B}$$

From Kirchhoff's voltage law:

$$V_{CE} = V_{CC} - I_C R_C$$








## Example 1



Determine the following for the fixed-bias configuration of figure shown





Solution

Apply KVL to Base-Emitter loop,  $-V_{CC} + R_B I_B + V_{BE} = 0$ 

Then 
$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$
  
 $I_B = \frac{12 - 0.7}{240 \,\text{k}} = 47.08 \,\mu\text{A}$ 

Collector current:

Example 1

 $I_C = \beta I_B = 2.35 \,\mathrm{mA}$ 

Apply KVL to Collector-Emitter loop,

$$V_{CE} = V_{CC} - I_C R_C$$
$$V_{CE} = 6.83 \,\mathrm{V}$$

$$V_B = V_{BE} = 0.7 \text{ V}$$
  
 $V_C = V_{CE} = 6.83 \text{ V}$ 

$$V_{BC} = V_B - V_C$$
$$V_{BC} = -6.13 \,\mathrm{V}$$

10


BFF1303 Electrical/Electronic Engineering

I Mohd-Khairuddin , Z Md-Yusof

## Example 2



The dc bias circuit shown in figure below has  $R_B = 200 \text{ k}\Omega$ ,  $R_C = 1 \text{ k}\Omega$ , and  $V_{CC} = 15V$ . The transistor  $\beta$  has = 100. Solve for  $I_C$  and  $V_{CE}$ 





BFF1303 Electrical/Electronic Engineering



## Example 2

### Solution



Collector current:

Apply KVL to Base-Emitter loop,

$$-V_{CC} + R_B I_B + V_{BE} = 0$$
$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$
$$I_B = \frac{15 - 0.7}{200 \,\text{k}} = 71.5 \,\mu\text{A}$$

 $I_{C} = \beta I_{B}$  $I_{C} = (100)(71.5\mu)$  $I_{C} = 7.15 \,\mathrm{mA}$ 

Apply KVL to Collector-Emitter loop,

$$V_{CE} = V_{CC} - I_C R_C$$
  
 $V_{CE} = 15 - (7.15 \times 1 k) = 7.85 V$ 






## Fixed-Bias Circuit

### **Transistor Saturation**




When the transistor is operating in saturation, current through the transistor is at its **maximum** possible value.




## Fixed-Bias Circuit

### Load-Line Analysis










BFF1303 Electrical/Electronic Engineering





 $\Box$  that sets the values of V<sub>CE</sub> and I<sub>C</sub>




BFF1303 Electrical/Electronic Engineering

COURSEWARE I Mohd-Khairuddin , Z Md-Yusof

15


**UMP OPEN** 



## Fixed-Bias Circuit

### Circuit Values Affect the Q-Point














Adding a resistor (R<sub>E</sub>) to the emitter circuit stabilizes the bias circuit.





BFF1303 Electrical/Electronic Engineering





### **Base-Emitter Loop**



From Kirchhoff's voltage law:

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

Since  $I_E = (\beta + 1)I_B$ :

$$V_{CC} - I_B R_B - (\beta + 1) I_B R_E = 0$$

**I** Solving for  $I_B$ :

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$







## **Collector-Emitter Loop**



From Kirchhoff's voltage law:

 $I_E R_E + V_{CE} + I_C R_C - V_{CC} = 0$ 

 $\blacksquare \text{ Since } I_E \cong I_C:$ 

$$V_{CE} = V_{CC} - I_C \left( R_C + R_E \right)$$

Also:

$$V_E = I_E R_E$$
  

$$V_C = V_{CE} + V_E = V_{CC} - I_C R_C$$
  

$$V_B = V_{CC} - I_R R_B = V_{BE} + V_E$$

BFF1303 Electrical/Electronic Engineering

$$R_{C} = I_{C}$$

$$R_{C} = I_{C}$$

$$V_{CE} = V_{CC}$$

$$R_{E} = I_{E}$$






## Improved Biased Stability



- Stability refers to a circuit condition in which the currents and voltages will remain fairly constant over a wide range of temperatures and transistor Beta (β) values.
  - Adding R<sub>E</sub> to the emitter improves the stability of a transistor.

## Saturation Level








This is a very stable bias circuit.

The currents and voltages are nearly independent of any variations in  $\beta$ .













Where 
$$I_B \ll I_1$$
 and  $I_1 \cong I_2$ :


$$V_B = \frac{R_2 V_{CC}}{R_1 + R_2}$$

Where 
$$\beta R_E > 10R_2$$
:  
 $I_E = \frac{V_E}{R_E}$ 

$$V_E = V_B - V_{BE}$$

From Kirchhoff's voltage law:

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$




$$I_E \cong I_C$$
$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$












- Another way to improve the stability of a bias circuit is to add a feedback path from collector to base.
- In this bias circuit the Q-point is only slightly dependent on the transistor beta, β.





### Base-Emitter Loop



From Kirchhoff's voltage law:

$$V_{CC} - I_{C} R_{C} - I_{B} R_{B} - V_{BE} - I_{E} R_{E} = 0$$

Where  $I_B \ll I_C$ :

$$I_C = I_C + I_B \cong I_C$$

■ Knowing  $I_C = \beta I_B$  and  $I_E \cong I_C$ , the loop equation becomes:

$$V_{CC} - \beta I_B R_C - I_B R_B - V_{BE} - \beta I_B R_E = 0 \quad \downarrow$$

Solving for I<sub>B</sub>: 
$$I_B = \frac{V_{CC} - V_{BE}}{R_B + \beta(R_C + R_E)}$$



$$\begin{array}{c} - \\ R_B \\ I_C \\ R_B \\ I_E \\ R_E \\$$

25

Vcc -



Design Operations

## **Base-Emitter Bias Analysis**



**Transistor Saturation Level** 

$$\mathbf{I}_{\mathbf{Csat}} = \mathbf{I}_{\mathbf{Cmax}} = \frac{\mathbf{V}_{\mathbf{CC}}}{\mathbf{R}_{\mathbf{C}} + \mathbf{R}_{\mathbf{E}}}$$

### Load Line Analysis

Cutoff:

#### Saturation:

$$\mathbf{V}_{CE} = \mathbf{V}_{CC}$$
$$\mathbf{I}_{C} = \mathbf{0} \mathbf{mA}$$

$$I_{C} = \frac{V_{CC}}{R_{C} + R_{E}}$$
$$V_{CE} = 0 V$$









The analysis for *pnp* transistor biasing circuits is the same as that for *npn* transistor circuits. The only difference is that the currents are flowing in the opposite direction.





