

Faculty of Electrical & Electronics Engineering BEE1213 DIGITAL ELECTRONICS

LAB 2: COUNTER DESIGN

Mapping CO,PO,Domain,KI : CO4, PO5

CO4: Construct logic circuit and counter

PO5: Create, select and apply appropriate techniques, resources, and modern engineering and IT tools, including prediction and modelling, to complex engineering activities, with an understanding of the limitations.

Learning Outcomes


At the end of the experiment, student should be able to:

- implement flip flops in designing counter.
- design and construct a synchronous counter.


Technical Notes

This is the introductory laboratory session, to allow you to become familiar with very basic digital circuits and the equipment that you will use for the remainder of the experiments.

Useful IC Diagrams:



7408(AND)



7432(OR)

SN5476, SN54L\$76A J PACKAGE SN7476 N PACKAGE SN74L\$76A D OR N PACKAGE {TOP VIEW}				
		_		
1СІК	$_{1}$ \cup	16 🗌	1 K	
	2	15	10	
	3	14	10	
	4	13	GND	
VccŪ	5	12	2K	
	6	11E	20	
	7	10E	20	
	8	9	2J	

Equipment needed:

- Digital Trainer
- 7408 2-input AND
- 7432 2-input OR

Project Task:

Task 1: Synchronous Counter (Theory)

• Theoretically design a 3-bit synchronous counter with the sequence below by using JK flip flops.

$1 \rightarrow 5 \rightarrow 3 \rightarrow 7 \rightarrow 4 \rightarrow 0 \rightarrow 2 \rightarrow 6 \rightarrow \dots$

• Show all steps in your design (state diagram, excitation table, K-map, circuit drawing) by completing the worksheet given.

Task2: Synchronous Counter (Software simulation)

• Design a 3-bit synchronous counter with the sequence below by using JK flip flops.

$1 \rightarrow 5 \rightarrow 3 \rightarrow 7 \rightarrow 4 \rightarrow 0 \rightarrow 2 \rightarrow 6 \rightarrow \dots$

- Apply the clock pulses and observe the output.
- Verify your design with output waveform simulation.
- Attach the schematic and output waveform printout with worksheet in Task 1.

Task2: Synchronous Counter (Hardware)

• Construct a 3-bit synchronous counter with the sequence below by using JK flip flops and basic logic gate IC chips.

$1 \rightarrow 5 \rightarrow 3 \rightarrow 7 \rightarrow 4 \rightarrow 0 \rightarrow 2 \rightarrow 6 \rightarrow \dots$

• Tabulate the output logic and compare results with theoretical answers.

Familiarize yourself with each IC by using their data sheets. You will be assessed based on all three parts of the lab: theoretical, simulation and hardware. A Q&A session will be done to test your understanding of what you're doing.

• 7476/5476 - JK Flip-flop with preset & clear

APPENDIX: LAB 2 WORKSHEET

Instruction: Design a 3-bit synchronous counter with the sequence below by using JK flip flops.

 $1 \rightarrow 5 \rightarrow 3 \rightarrow 7 \rightarrow 4 \rightarrow 0 \rightarrow 2 \rightarrow 6 \rightarrow \dots$

Design your counter before entering lab session and submit at the end of lab session.

TASK 1

1. State diagram:

2. Excitation table:

3. K-map:

4. Circuit implementation:

TASK 3

Compare results with theoretical answers.

Clock	Counting	Counting
	sequence	sequence
	(Theory)	(Practical)
	001	
	101	
	011	
	111	
	100	
	000	
	010	
	110	
	000 (repeat)	