

# Tutorial 2 Chapter 3: Logic Gates & Boolean Algebra & Chapter 4: Cobinational Logic Circuit

# Test 1 Sem I 2010/2011

1. Figure 1 shows a combinational logic circuit.



Figure 1

(i) Find expression X

# Test 2 Sem I 2010/2011

- 2. (a) Define *fan-out* 
  - (b) Figure 2 shows the DC noise margins. Explain indeterminate range.
  - (c) The input/output voltage specifications for the standard TTL family are list in Table 1. Use these values to determine the following for 74AS IC:
    - (i) High-state noise margin,  $V_{NH}$
    - (ii) Low-state noise margin,  $V_{NL}$





	• •					
	74	74S	74LS	74AS	74ALS	74F
Performance ratings:						
Propagation Delay (ns)	9	3	9.5	1.7	4	3
Power dissipation (mW)	10	20	2	8	1.2	6
Max clock rate (MHz)	35	125	45	200	70	100
Fan-out (same series)	10	20	20	40	20	33
Voltage parameters:						
Voн (min) (V)	2.4	2.7	2.7	2.5	2.5	2.5
VOL (max) (V)	0.4	0.5	0.5	0.5	0.5	0.5
VIH (min) (V)	2	2	2	2	2	2
VIL (max) (V)	0.8	0.8	0.8	0.8	0.8	0.8

Table 1: Typical TTL series characteristics

# Test 1 Sem I 2011/2012

- 3. Regarding to the logic circuit as shown in Figure 3:
  - (a) Simplify a Boolean expression  $\overline{AP}(\overline{A} + P)(\overline{P} + P)$ 
    - $\overline{AB}(\bar{A}+B)(\bar{B}+B)$
  - (b) Regarding to the combinational logic circuit as shown in Figure 3



Figure 3

(i) Find the expression of A

(ii) Simplify A

(iii)Draw the simplified circuit

(iv)Redraw the simplified circuit by using only NOR gate

[10 Marks]

4. In designing a combinational circuit, there are two methods available to acquire the most simplified logic circuit. Given the Boolean function, do the following:

$$f(A, B, C) = \sum_{m} (0, 1, 3, 5, 7)$$



- (i) Derive the truth table and SOP expression for the system
- (ii) Use algebraic simplification to simplify the expression  $x_1$  acquired in (b) and draw its logic circuit diagram
- (iii) Use k-maps to get the simplified expression  $x_2$  and draw its circuit diagram
- (iv) Compare the two methods of simplification

# [13 Marks]

# Test 1 Sem II 2011/2012

5. (a) Convert the following Boolean expression into standard Product-of-Sum (POS) form:

$$(A+B+\overline{C})(\overline{B}+D)(\overline{A}+B+C+\overline{D})$$

$$Ans = (A+\overline{B}+\overline{C}+D)(A+\overline{B}+\overline{C}+\overline{D})(A+\overline{B}+C+D)(A+\overline{B}+\overline{C}+D)(\overline{A}+\overline{B}+C+D)(\overline{A}+\overline{B}+\overline{C}+D)(A+\overline{B}+\overline{C}+D)$$
[4 Marks]

(b) In designing a combinational circuit, there are two methods available to acquire the most simplified logic circuit. Given the Boolean function, do the following:

$$X=f(A, B, C) = \sum_{m} (0, 2, 3, 6, 7)$$

- (i) Derive the truth table and SOP expression from **X**. (Ans:  $X = \overline{ABC} + \overline{ABC} + \overline{ABC} + ABC + ABC$ )
- (ii) Use algebraic simplification to simplify the expression acquired in (a). (Ans:  $X = \overline{ABC} + B$  or  $X = \overline{AC} + B$ )
- (iii) Use k-maps to simplify the expression acquired in (a). (Ans:  $X = \overline{AC} + B_{1}$ )
- (iv) Implement the simplified expression in (c) in circuit diagram.
- (v) Redraw the simplified circuit by using only NOR gate.

# [16 Marks]

# Test 2 Sem I 2011/2012

- 6. Two different logic circuits have the characteristics shown in Table 2.
  - (i) Which circuit has the best LOW- state dc noise immunity?
  - (ii) Which circuit has the best HIGH-state dc noise immunity?

# [4 Marks]

Table 2					
	Circuit A	Circuit B			
V <sub>supply</sub>	6	5			
V <sub>IH</sub> (min) (V)	1.5	1.7			
V <sub>IL</sub> (max) (V)	0.6	0.9			
V <sub>OH</sub> (min) (V)	2.4	2.5			



V <sub>OL</sub> (max) (V)	0.5	0.4
t <sub>PLH</sub> (ns)	10	28
t <sub>PHL</sub> (ns)	8	14
$P_D(mW)$	16	10

# Final Exam Sem 1 2012/2013

- (a) In one digital system an *odd-parity* bit is included at the end of the code. This system
  using BCD code to represent the decimal numbers from 000 to 999. Determine whether
  the code groups below have an error or not, the code has been transferred from one
  location to another.
  - (i) 1001010110000
  - (ii) 0100011101100
  - (iii) 0111101000011

# [6 Marks]

- (b) In Pineapple Auto Sdn. Bhd., they are using automatic system to sorting the grade of pineapple fruit. In that system, the conveyor belt will shut down whenever specific conditions occur. These conditions are monitored and reflected by the states of four logic signals as follows:
  - Signal A = HIGH; when conveyer belt speed is too fast
  - Signal B = HIGH; when the collection bin at the end of the conveyer is full
  - Signal C = HIGH; when the belt tension is too high

Signal D = HIGH; when manual override is off

- Generate a logic circuit to off the operation of the conveyor belt. The conveyor will be stop whenever conditions A and B exist simultaneously or whenever conditions C and D exist simultaneously.
- (ii) Implement the circuit in (i) using NAND gate
- (iii) Comment your answer in (ii) if we implement both circuits using IC in Appendix A.

# [10 Marks]

- (c) Design a circuit that produces a HIGH out only when all three inputs are the same level.
  - (i) Draw the truth table and express the equation in Sum-of-product (SOP).
  - (ii) Simplified the circuit using Karnaugh-Map.
  - (iii) Implement the simplified circuit using 2-input exclusive-or gate and other suitable gates.

[9 Marks]



8. (a) Fan-out is a maximum number of standard logic inputs that the output of a digital circuit can reliably drive. Refer to the datasheet in **Appendix B**, determine how many AND gates input can be driven by the output of another AND gate.

# [6 Marks]

[5 Marks]

(b) Compute the High level and Low level noise margins for 3.3 V CMOS by using the information in Figure 4.

# Output Input 3.5 V Logic 1 (HIGH) VOH { 2.4 V VOH(min) Logic 1 (HIGH) Vih VIH(min) 2 VUnacceptable Unacceptable VIL(max) 0.9 V Logic 0 (LOW) VIL $VOL \begin{cases} 0.5 V \\ 0 V \end{cases} Logic 0 \\ (LOW) \end{cases}$ VOL(max)

# Figure 4

# Final Exam Sem 1 2010/2011

- 9. (a) Apply DeMorgan's theorem to the expression  $(\overline{A} + B) + CD$  and draw the last expression using only NAND and OR gates.
  - (b) Given are the sets of Boolean function:

$$f_1(a,b,c,) = \sum_m (1,3,5,6,7)$$
  

$$f_2(a,b,c,) = \sum_m (1,3,4,6)$$
  

$$f_1(a,b,c,) = \sum_m (0,2,4,5,7)$$

Simplify all those Boolean functions by using Karnaugh map method

[14 Marks]

5

[5 Marks]



10. (a) Simplify  $Z = \overline{AC}(\overline{ABD}) + \overline{ABCD} + \overline{ABC}$  using algebraic simplification. Then use Karnaugh map to prove that this equation can be simplified further than the answer from algebraic simplification.

### [16 Marks]

- (b) The input/output voltage specifications for the standard TTL family are list in Table 3. Use these values to determine:
  - (i) V<sub>NH</sub>
  - (ii) V<sub>NL</sub>

Parameter	Min (V)	Typical (V)	Max (V)
V <sub>OH</sub>	2.4	3.4	-
V <sub>OL</sub>	-	0.2	0.4
V <sub>IH</sub>	2	-	-
V <sub>IL</sub>	-	-	0.8

#### Table 3

#### Final Exam Sem 2 2011/2012

11.  $X = \overline{AB + AC} + A\overline{B}C$ 

- (i) Use algebraic simplification to simplify X
- (ii) Implement the simplified expression in (i) in circuit diagram
- (iii) Use Karnaugh Map method to simplify X
- (iv) Redraw the simplified circuit by using only NAND gate.

# [14 Marks]

12. Find the expression x and simplify using Boolean Algebra Theorems of circuit in Figure 5.

[6 Marks]

6

[4 Marks]



# Final Exam Sem 1 2011/2012

**13.** Given a combinational logic gates as shown in Figure 6



Figure 6

- (i) Write the expression for X
- (ii) Derive the truth table for X
- (iii) Simplify X
- (iv) Apply the waveform in Figure 7 to the inputs, and then draw the resulting output waveform.



14.



Figure 7

[7 Marks]

(i) Convert the following Boolean expression into standard POS (\$\bar{A} + B + \bar{C}\$)(\$\bar{B} + \bar{C} + D\$)(\$A + B + \bar{C} + \bar{D}\$)
(ii) Convert the SOP expression to an equivalent POS expression

$$ABC + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$

[4 Marks]

15. Given are the sets of Boolean function:

$$f_1(P,Q,R,S) = \sum_m (0,4,5,8,10,12,14)$$
$$f_2(P,Q,R,S) = \sum_m (2,3,4,5,9,10,13)$$

- (i) Produce the logic equations for  $f_1$  and  $f_2$  in SOP form.
- Use Karnaugh map method for minimization and obtain the minimized expressions.
- (iii) Draw both logic circuits for the minimize expressions.

[17 Marks]



**16.** Table 4 shows the list of input to the parity checker in Figure 8. Find the output of the parity checker in Figure 8 for each of the following sets of data from the transmitter.



Table 4: Data sets from the transmitter

Figure 6

[4 marks]



# APPENDIXA

### IC DIAGRAMS













7486 (XOR)

### **APPENDIX B**

Philips Semiconductors

Product specification

74ALS08

# Quad 2-input AND gate

#### ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device.

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
VIN	Input voltage	-0.5 to +7.0	V
IIN	Input current	-30 to +5	mA
Vout	Voltage applied to output in High output state	-0.5 to V <sub>CC</sub>	V
lour	Current applied to output in Low output state	16	mA
Tamb	Operating free-air temperature range	0 to +70	°C
Tstg	Storage temperature range	-65 to +150	°C

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETED				
	PARAMETER	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
VIH	High-level input voltage	2.0			V
VIL	Low-level input voltage			0.8	V
Ilk	Input clamp current			-18	mA
I <sub>ОН</sub>	High-level output current			-0.4	mA
IOL	Low-level output current			8	mA
Tamb	Operating free-air temperature range	0		+70	°C

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

evalen	PARAMETER		TEST CONDITIONS <sup>1</sup>		LIMITS			
STMDUL					MIN	TYP <sup>2</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage		$V_{CC}\pm10\%$ , $V_{IL}$ = MAX, $V_{IH}$ = MIN, $I_{OH}$ = -0.4mA		$V_{CC}-2$			V
Max	Low lovel output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	I <sub>OL</sub> = 4mA		0.25	0.40	V
VOL	Low-level output voltage		VIH = MIN	I <sub>OL</sub> = 8mA		0.35	0.50	V
VIK	Input clamp voltage		$V_{CC} = MIN, I_1 = I_{IK}$			-0.73	-1.5	V
lı -	Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				0.1	mA
l <sub>IH</sub>	High-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V				20	μA
Ι <sub>ΙL</sub>	Low-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V				-0.1	mA
I <sub>O</sub>	Output current <sup>3</sup>		$V_{CC}$ = MAX, $V_O$ = 2.25V		-30		-112	mA
lcc	Supply current (total)	Іссн		V <sub>1</sub> = 4.5V		1.3	2.4	mA
		ICCL	V <sub>CC</sub> = WAX			2.2	4.0	mA

#### NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V<sub>CC</sub> = 5V, T<sub>amb</sub> = 25°C.

3. The output conditions have been chosen to produce a current that closely approximate one half of the true short-circuit output current, IOS.